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Abstract
This paper presents a methodology to analyze voltage regulator module (VRM) noise coupling problems in
high-volume server applications. The technique is applied on a real engineering design. The comprehensive model
includes irregular power shapes, decoupling capacitors, and dielectric and conductive loss. Irregular shaped power
plane modeling is cross-checked with four separate methods to demonstrate accuracy.

Introduction
The power demand of the integrated circuits (IC) is expected to rise significantly due to increased performance
requirements, chip complexity, and leakage current problems [1]. However, the voltage supply (Vdd), which is 1.2V
for 2005, is predicted to go below 1V in year 2012 [1]. The increased power demand along with reduced Vdd values
result in significant current requirement for the future chips. The power for sub-systems such as CPUs and memory
are supplied by the voltage regulator modules (VRM) [2]. The typical VRM has multiple phase ICs that switch at a
certain frequency and a controller chip to regulate and balance the voltage input to the sub-system. The VRMs are
powered with 12V which is converted from the AC source. Due to the high power requirement of the sub-systems,
VRM current demand from the 12V supply can have very high di/dt. Therefore, the 12V power delivery structure
may generate noise, induce resonances, and couple with signal lines or quiet voltage levels.
High-volume server systems provide high-performance in cost conscious designs. Reducing the number of board
layers has significant cost reduction. However, this may result in increased power noise coupling between adjacent
layers. Therefore, it is imperative to analyze the VRM noise coupling in realistic systems along with the decoupling
mechanism. Power noise analysis, power layer and shape placement becomes very important to achieve cost

effective high-performance designs.

VRM noise analysis methodology

The VRM noise analysis methodology is demonstrated on a real design example. Figure 1 shows the 12V plane
that supplies the VRMs for various sub-systems. In this design, the 12V plane partially overlaps with a quiet voltage
(Vddq) plane indicated in the top-left section of the figure. The 12V plane supplies various VRMs with approximate
locations shown on the figure.
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In this system the switching activity, hence :, *.'.
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the current demand of the VRMs induce noise in * verlap aa.a __
the 12V plane. The noise voltage on the 12V
V.
plane around the area of interest can be computed :
. .
by multiplying the transfer impedance and the
VRM current signature in the frequency domain.
The contributions from each of the VRM noise
sources can be superimposed, and the worst case
voltage fluctuation on the 12V plane at a

particular location can be computed. The overlap

area can be modeled as a parallel plate capacitor
between the aggressor 12V plane and the Vddq
plane. Therefore, the current injected into the
quiet plane is computed. Then, the transfer
impedance from the overlap region of the Vddq
to the Vddq pins of the chip is computed to derive
the VRM noise at the chip. This methodology is
also indicated in Figure 1.
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Figure 1 System board for the VRM noise analysis
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Transmission Matrix Method (TMM) [3] and Cavity Resonator Method (CRM) [4] were developed as effective
and efficient methods for the modeling of irregular shaped power plane structures. The TMM is a unit cell based
matrix solution for the impedance of the power plane. Whereas, CRM computes the transfer impedance of a powerground pair based on the cavity resonance formula [5]. In this study both TMM and CRM methods, and the
commercially available Optimal PowerGridTm [6] and Microwave Studio (MWSTM) tools [7] were used to verify
modeling accuracy. Figure 2 shows the implementation of the 12V plane to the TMM and CRM tools.
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Figure 2. Implementation of 12V power plane. Transmission matrix method (left). Cavity resonator method (right)
The TMM engine is part of the Semiconductor Research Corporation - SWITCH tool developed by Georgia
Institute of Technology [8]. The CRM tool for the irregular shaped geometries has been developed by the University
of Missouri [4].
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Among the VRM locations shown in Figure 1,
- Transmssion Matrix Method
VRM1 supplies the highest power demanding sub10 - Cavity Resonator Method
systems. It is allotted 60% of the current budget of the
- Optimal PowerGnd
associated 12V supply. Therefore, the analysis is
focused on the noise generated by VRM1. The other
-10
I
VRMs can be analyzed the same way and
_ 20 superimposed to compute the absolute worst case
a
VRM noise coupling. If the VRM timing relations are
J-30
is
in
the
a
more
realistic
result
analysis,
included
obtained.
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Figure 3 shows the resulting transfer impedance
V V
-so
curves obtained from the TMM, CRM, Optimal
PowerGridTm, and MWSTM tools. The curves display
significant correlation. In all simulations decoupling
9
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capacitors along with their ESR and ESL values are
10
l0'
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109
included in the analysis. The slight discrepancy is due
Frequency [Hz]
to the geometrical implementation limitations of the
Figure 3. Transfer impedance (Z21) between
tools which are continuously improved. From Figure
Portl (VRM1) and Port2 (overlap region)
3, it is inferred that the maximum noise transfer from
the 12V plane should occur around 0.2GHz, 0.4GHz,
and 0.8GHz resonance frequencies. The TMM transfer impedance result is selected for the subsequent noise
analysis.
After proving the modeling accuracy, VRM current signature is modeled to derive the voltage noise at the
overlapping region at Port 2. The current signature of the VRM input is obtained from the vendor provided SPICE
model adjusted for the same number of phase ICs, maximum load conditions, and switching frequency as in the
system design. Figure 4 shows the current demand of VRM1 on 12V in time and frequency domain. From Figure 4,
it is observed that, the VRM current signature has significant harmonics at 800KHz, 2.4MHz, and 4.8MHz.
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Figure 4. Current demand of VRM1 on 12V supply. Time domain (left), Frequency domain (right)
The noise voltage at the Port 2 on the 12V plane is computed as:

Vnoisel12V(t)=IFFT(Vnoisel12V (f))

Vnoisel12V(f) = I(f)*Z21

(1)

where IFFT is the inverse Fourier transform.

Figure 5 shows the noise voltage at Port 2 in frequency and time domain.
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Figure 5. VRM noise at Port 2 near Vddq. Frequency domain (left), Time domain (right)
In Figure 5, the major noise harmonics are in the 0.2GHz-0.8GHz band. In time domain the noise waveform
coincides with the VRM switching activity. The voltage spikes are the result of the very high di/dt of the VRM as
shown in Figure 4.
The overlapping region between the 12V and the Vddq planes is modeled as a parallel plate capacitor as:
C=CA/d, where E is the permittivity, A is the overlap area, and d is the plane separation. Then the noise current
injected to the Vddq plane is computed as:
Inoise_Vddq (f) = Vnoisej12V (f) /(I/jwC)
(2)
The noise current on the Vddq plane at the overlap region is plotted in Figure 6. From the figure, it is observed
that the capacitor filters the low frequency noise, however, high frequency noise is coupled to the Vddq plane. The
transfer impedance of the Vddq plane from the overlap region to the pin field can be computed using the TMM or
the other methods described above. Then, the VRM noise on the Vddq plane at the chip area is computed using

269

Equation 1. The equation is modified using the current in Figure 6, and the transfer impedance of Vddq plane. After
the inverse Fourier transform, the VRM noise coupled to the chip through Vddq overlap area is plotted in Figure 7.
In Figure 7, it can be seen that there is up to 60mV noise coupling to the Vddq pins of the chip coincident with the
VRM1 switching activity.
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Figure 6. Noise current injected to Vddq plane
Figure 7. VRM noise at Vddq pin
Depending on the application, this noise can cause additional jitter or data recovery problems. In order to reduce
noise, the overlap area must be minimized or avoided. Decoupling on the 12V and Vddq planes must be increased.
Filtering components such as ferrite beads can be placed before critical power supply pins.
Conclusions
Higher power requirement of future ICs at lower Vdd levels will increase the chip current demand in computer
systems. To supply power to the IC, voltage regulator modules will have high switching frequencies, large current
draw, and fast edge rates. These factors will induce plane resonance and noise coupling in the system level.
Therefore, for cost-conscious high-volume server applications analyzing the VRM noise, selecting the number of
board layers, and the placement of the power planes becomes very important. In this paper, an efficient methodology
is presented to analyze VRM noise coupling. The analysis includes modeling irregular shaped power planes and
decoupling capacitors of an actual system design. For this purpose, three separate power plane analysis tools were
cross-checked to verify model accuracy. Then, the VRM noise at the chip is computed using transfer impedance and
current demand of the VRM. The VRM noise at the chip coincides with the VRM switching activity. The noise
spikes are due to the very high VRM current switching edge rates. To reduce noise, quiet voltage levels should be
isolated from the VRM noise. The VRM edge rates and switching activity must be considered in the system design.
Decoupling capacitors must be carefully selected and placed. Filtering and counter-noise measures must be deployed
for critical power supplies.
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